

PERFORMANCE →

A is X times faster if
 $Lat(P,A) = \frac{Lat(P,B)}{X}$

$TP(P,A) = X \cdot TP(P,B)$

EA is X% faster if
 $Lat(P,A) = \frac{Lat(P,B)}{(1 + \frac{X}{100})}$

$TP(P,A) = TP(P,B) \cdot (1 + \frac{X}{100})$

$TP(P1+P2,A) = \frac{2}{[TP(P1,A)]^{-1} + [TP(P2,A)]^{-1}}$

Arithmetic → $\frac{1}{N} \sum_{i=1}^N Lat(P)$

Harmonic → $\frac{N}{\sum_{i=1}^N TP(P)}$

Geometric → $N \sqrt[N]{\prod_{i=1}^N TP(P)}$

Amdahl's Law →

$S = \frac{1}{(1-f) + f/N}$

Iron Law →

$\frac{Inm}{Prog} \times \frac{Cycle}{Inm} \times \frac{Seconds}{Cycle} = \frac{Seconds}{Prog}$
 ↓ ↓ ↓
 DIL CPI period or F^{-1}

BYPASSING →


★ Always assume writeback in first half, decode in second half

M → X, W → X, W → M lanes


DEPENDENCES →

- RAW → true dependence
- WAR → anti dependence
- WSW → output dependence
- RAR → DNE

PC



TWO-LEVEL PREDICTORS →



- ★ When counting size, consider BOTH levels of predictors
- ★ Hybrid (Tournament) Predictors

TOMASULO → ★ copy-based renaming

- Check for CDB broadcast & see what hits
 - Issue instructions as necessary
 - Update counter of executing instructions
 - Decode new instructions (if possible)
- ★ In-order dispatch, out-of-order issue

REORDER BUFFER →

- ★ Forwarding to younger insn → OoO
- ★ Writeback to architectural reg → IO

- ★ Writeback & decode/issue can happen in the same clock cycle.
- ★ MIPS R10K rolls back to last stage of instruction just before fault. Faulting instruction never executes.
- ★ Fully set-associative - no index bits
- Direct-mapped - zero associativity.

W becomes
 C → Complete
 R → Retire

CACHES →

- ① Write thru → update next level mem on write
- ② Writeback → update only on replacement
- ③ Allocate → write requires loading fresh
- ④ Non-allocate → write directly to next level


Cache Miss Types

- ① Cold → would miss on ∞ cache, never seen
- ② Conflict → associativity low, Tot-Cold-Cap.
- ③ Capacity → cache too small, misses even in fully set-associative caches
- ④ Upgrade → miss due to delay to acquire write permissions
- ⑤ Coherence → miss due to invalidation


Increase in ABC

- ① Associativity → cold miss ↓
- ② Block size → cold miss ↓
conflict miss ↑
- ③ Capacity → capacity miss ↓

State Prefetcher FSM
Initial, Stable, Transient, Incorrect



MSI BUS PROTOCOL →



Flynn Taxonomy →

- SIMD → PLP
- SISD → ILP/pipelining
- MIMD → TLP, SPMD
- MISD → PDSAP?

Flynn Bottlenecks

$$IPC = CPI = 1$$

- TS → spins globally, creates traffic → coherence
- TTS → spins locally, but others can own it
- SC → returns 0 if store failed.