


NMOS → degrades 2 by  $V_{bn}$   
 PMOS → degrades 0 by  $V_{bp}$

Layout layers →  
 ① n-well ② poly  
 ③ n+ diff ④ p+ diff  
 ⑤ contacts ⑥ metal layer

	Cutoff	Triode	Active
$C_{gb}$	$C_0$	0	0
$C_{gs}$	0	$C_0/2$	$2C_0/3$
$C_{gd}$	0	$C_0/2$	0

$T = \frac{RC(N+1)}{2N}$



Parallel → add length  
 Series → add width

Assume  $\mu_n = 2\mu_p$   
 PMOS →  $L=2$   
 $R=1$   
 NMOS →  $R=1, L=1$

$t_d = \frac{t_{df} + t_{dr}}{2}$      $\frac{W_p}{W_n} \Big|_{opt} = \sqrt{\frac{\mu_n}{\mu_p}}$      $N_D = \frac{L}{W}$

$t_{dr} = 1.2 R_{eq} \cdot C$   
 $t_{df} = 1.2 R_{eq} \cdot C$      $R_{eq} = \frac{2.5}{\mu_{ox}(w/L)(V_{DD} - V_t)}$

$\frac{t_{dr2}}{t_{dr1}} = \frac{C_{L2} \times (w/L)_{n1}}{C_{L1} \times (w/L)_{n2}}$   
 $\frac{t_{dr2}}{t_{dr1}} = \frac{C_{L2} \times (w/L)_{p1}}{C_{L1} \times (w/L)_{p2}}$

$N_{ML} = V_{OL} - V_{IL}$   
 $N_{MH} = V_{OH} - V_{IH}$

$T_{inv}$  is delay of FO1 w/ no parasitic ∴  $T = 3RC$   
 If  $\gamma=1$  then  $T = 2RC$  for FO1  
 If parasitic = gate C then  $\gamma = P_{inv} = 1$

$C_j = \frac{C_{j0}}{(1 + V_{e/q})^m}$      $C_j$  uses A  
 ( $1 + V_{e/q}$ )<sup>m</sup>  $C_j$  uses P

Elmore →  $T_i = \sum C_{Ri} R_{iK}$   
 Total →  $n \cdot T_{inv}$


$P_{Diss} = f \cdot C_L \cdot V_{DD}^2 \cdot P_{i \rightarrow 0}$   
 ↳ could be  $V_{DD}(V_{OH} - V_{OL})$

$P_{DP} = \frac{V_{DD} I_{pk}}{2} (t_{rx} + t_{rf}) f \cdot P_{i \rightarrow 0}$

- ① Velocity Saturation ( $I_{ovh}$ )
- ② Channel length modulation
- ③ Body Effect
- ④ Subthreshold conduction
- ⑤ Junction leakage current
- ⑥ Tunneling through oxide
- ⑦ Temperature
- ⑧ Geometry Dependence


\* cascode does not draw static power

\* High & falling low never allowed  
 \* Footed allows CMOS to drive dynamic gates but inverted



Charge sharing  
 $V_x = V_y = \frac{C_y}{C_y + C_x} V_{DD}$   
 ↳ R should be small  
 $\sum Q_{int} = \sum Q_{fin}$

Pros of footed:  
 ① Output can be HIGH during precharge  
 ② Better noise  
 ③ Easier clocking  
 ④ Reduced charge sharing



Triode →  $\frac{1}{2} [2(V_{OH})V_{OS} - V_{OS}^2]$   
 Saturation →  $\frac{1}{2} \mu_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{th})^2$

$R = \frac{PL}{A}$      $Q = W, I = \frac{Q}{t}, t = \frac{CV}{I}$



$MTBF = \frac{T_c e^{T_c / T_{50}}}{N t_{rd}} = \frac{k_1 e^{T_c / T_s}}{F_D F_{CLK}}$   
 $k_1 = [T_c]^4$

For finding  $W_s$  of inverters in a chain  
 $W_n = \frac{C_{in}}{3L_n C_{ox}}$     ↳  $C_{in}$  is cap of previous state

clk →  $T_c \geq t_{pcq} + t_{sut} + t_{pd}$   
 $t_{cd} \geq t_h - t_{suq} + t_s$

$t_{pcq} = I_5 + I_6 + T_{A3} + I_3$   
 $t_h = I_5 + I_6$   
 $t_{su} = T_D + I_1 + I_2 - I_5$



$\Delta V_x = \frac{C_2}{C_1 + C_2} \Delta V_a$   
 $V_{th}' = \left(\frac{C_1 + C_2}{C_2}\right) (V_{th} - V_0)$




$W_1 \geq 1.3 \mu m \rightarrow RD$  } Set both to  $V_{bn}/V_{bp}$   
 $W_3 \geq 1.15 \mu m \rightarrow WR$   
 \* Draw circuit and write current equation

\* To write 1 raise BL high


precharge set.



NOR



NAND



\*NOR is faster  
but NAND is denser